Finite State Machine Datapath Design, Optimization, and Implementation by Justin Davis
Material type:
TextPublication details: New Jersey Morgan & Claypool 2008Description: ix, 113pISBN: 1598295314DDC classification: 621.395 DAV
Contents:
Contents:
1. Calculating maximum clock
| Item type | Current library | Collection | Call number | Vol info | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|
REFERENCE BOOK
|
LRC_JUIT Electronics & Communication Engineering | REFERENCE SECTION | REF 621.395 DAV (Browse shelf (Opens below)) | Copy 1 | Not for loan | 019643 | ||
|
REFERENCE BOOK
|
LRC_JUIT Electronics & Communication Engineering | REFERENCE SECTION | REF 621.395 DAV (Browse shelf (Opens below)) | Copy 2 | Not for loan | 019644 |
Total holds: 0
Browsing LRC_JUIT shelves, Shelving location: Electronics & Communication Engineering, Collection: REFERENCE SECTION Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| REF 621.395 CHA Low- Power CMOS Design | REF 621.395 CHE Electrothermal Analysis of VLSI Systems | REF 621.395 CON Multilevel Optimization in VLSICAD | REF 621.395 DAV Finite State Machine Datapath Design, Optimization, and Implementation | REF 621.395 DAV Finite State Machine Datapath Design, Optimization, and Implementation | REF 621.395 DEL Electronic Device Architectures for the Nano-CMOS Era: from ultimate CMOS scaling to beyond CMOS devices | REF 621.395 DRE Towards One-Pass Synthesis |
Contents:
1. Calculating maximum clock
There are no comments on this title.