OPAC_KOHA catalog › Details for: High-Level Verification: methods and tools for verification of system-level designs

Normal view MARC view ISBD view

High-Level Verification: methods and tools for verification of system-level designs by Sudipta Kundu

By: Kundu, SudiptaContributor(s): Gupta, Rajesh K | Lerner, SorinMaterial type: Text

TextPublication details: New York Springer Verlag, Netherlands 2011Description: xiii, 167pISBN: 9781441993588Subject(s): Systems on a chip -- Design | Systems on a chip -- TestingDDC classification: 621.381548 KUN

Contents:

Table of Contents: 1. Introd

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Item type	Current library	Collection	Call number	Vol info	Status	Date due	Barcode	Item holds
REFERENCE BOOK	LRC_JUIT Computer Science & Engineering	REFERENCE SECTION	REF 621.381548 KUN (Browse shelf (Opens below))	Copy 1	Not for loan		029015

Total holds: 0

Table of Contents:

1. Introd

There are no comments on this title.

to post a comment.