VLSI Implementation of Adder Cercuits Using Quaternary Signed Digit by Shubham Gupta
Material type:
TextPublication details: Solan {HP} Jaypee University of Information Technology 2017Description: 57pSubject(s): Electronics & Communication EngineeringDDC classification: SPR 621 GUP
| Item type | Current library | Collection | Call number | Copy number | Status | Notes | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|---|
B TECH PROJECT REPORTS
|
LRC_JUIT | PROJECT REPORT SECTION | SPR 621 GUP (Browse shelf (Opens below)) | Copy 1 | Not for loan | Guided by Shruti Jain | SP1317105 |
Total holds: 0
There are no comments on this title.