Hybrid CMOS Single-Electron-Transistor Device and Circuit Design Santanu Mahapatra
Material type:
TextPublication details: Bostan Artech House 2006ISBN: 1596930691Subject(s): Metal oxide semiconductors, Complementary | Integrated circuits -- Design and constructionDDC classification: 621.39732 MAH
| Item type | Current library | Collection | Call number | Vol info | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|
REFERENCE BOOK
|
LRC_JUIT Electronics & Communication Engineering | REFERENCE SECTION | REF 621.39732 MAH (Browse shelf (Opens below)) | Copy 1 | Not for loan | 021335 |
Total holds: 0
Browsing LRC_JUIT shelves, Shelving location: Electronics & Communication Engineering, Collection: REFERENCE SECTION Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| REF 621.39732 ITO VLSI Memory Chip Design | REF 621.39732 KEE DRAM Curcuit Design: tutorial | REF 621.39732 KUR Multi Voltage CMOS Circuit Design | REF 621.39732 MAH Hybrid CMOS Single-Electron-Transistor Device and Circuit Design | REF 621.39732 MOH Low-Power High-Level Synthesis for Nanoscale CMOS Circuits | REF 621.39732 PAV High Frequency Continuous Time Filter in Digital CMOS Processes | REF 621.39732 PRI High Performance Memories: new architecture DRAMs and SRAMs - evolution and function |
There are no comments on this title.