Electronic Device Architectures for the Nano-CMOS Era: from ultimate CMOS scaling to beyond CMOS devices Simon Deleonibus
Material type:
TextPublication details: Singapore Pan Stanford Publishing Pte. Ltd. 2009Description: xiv, 425pISBN: 9789814241281Subject(s): Nanoelectronics | Metal oxide semiconductors, ComplementaryDDC classification: 621.395 DEL
| Item type | Current library | Collection | Call number | Vol info | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|
REFERENCE BOOK
|
LRC_JUIT Electronics & Communication Engineering | REFERENCE SECTION | REF 621.395 DEL (Browse shelf (Opens below)) | Copy 1 | Not for loan | 027623 |
Total holds: 0
Browsing LRC_JUIT shelves, Shelving location: Electronics & Communication Engineering, Collection: REFERENCE SECTION Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| REF 621.395 CON Multilevel Optimization in VLSICAD | REF 621.395 DAV Finite State Machine Datapath Design, Optimization, and Implementation | REF 621.395 DAV Finite State Machine Datapath Design, Optimization, and Implementation | REF 621.395 DEL Electronic Device Architectures for the Nano-CMOS Era: from ultimate CMOS scaling to beyond CMOS devices | REF 621.395 DRE Towards One-Pass Synthesis | REF 621.395 DUE Digital Design With CPLD Applications and VHDL | REF 621.395 FUR VLSI RISC architecture and organization |
There are no comments on this title.