Chip Design for Submicron VLSI: CMOS layout and simulation by John P. Uyemera
Material type:
TextPublication details: India Thomson Learning 2006Edition: 1st edDescription: xvi, 470pISBN: 8131501957Subject(s): Integrated circuits -- Very large scale integration | Chip DesignDDC classification: 621.395 UYE
Contents:
<p>Chapter 1.Installing the Microwind S
| Item type | Current library | Collection | Call number | Vol info | Status | Date due | Barcode | Item holds |
|---|---|---|---|---|---|---|---|---|
TEXT BOOK
|
LRC_JUIT Electronics & Communication Engineering | TEXTBOOK SECTION | 621.395 UYE (Browse shelf (Opens below)) | Copy 1 | Available | 019368 | ||
|
TEXT BOOK
|
LRC_JUIT Electronics & Communication Engineering | TEXTBOOK SECTION | 621.395 UYE (Browse shelf (Opens below)) | Copy 2 | Available | 019369 | ||
|
TEXT BOOK
|
LRC_JUIT Electronics & Communication Engineering | TEXTBOOK SECTION | 621.395 UYE (Browse shelf (Opens below)) | Copy 3 | Available | 019370 | ||
|
TEXT BOOK
|
LRC_JUIT Electronics & Communication Engineering | TEXTBOOK SECTION | 621.395 UYE (Browse shelf (Opens below)) | Copy 4 | Available | 019371 | ||
|
TEXT BOOK
|
LRC_JUIT Electronics & Communication Engineering | TEXTBOOK SECTION | 621.395 UYE (Browse shelf (Opens below)) | Copy 5 | Available | 019372 |
Total holds: 0
<p>Chapter 1.Installing the Microwind S
There are no comments on this title.