Routing Congestion in VLSI Circuits : estimation and optimization by Prashant Saxena

By: Saxena, PrashantContributor(s): Sapatnekar, Sachin S | Shelar, Rupesh SMaterial type: TextTextPublication details: New Delhi Springer (India) Pvt Ltd 2007Description: xiv, 248pISBN: 9788184893885Subject(s): VLSI circuitsDDC classification: 621.395 SAX
Contents:
<p>&nbsp;</p> <p align="left">Contents
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
Item type Current library Collection Call number Vol info Status Date due Barcode Item holds
TEXT BOOK TEXT BOOK LRC_JUIT
Electronics & Communication Engineering
TEXTBOOK SECTION 621.395 SAX (Browse shelf (Opens below)) Copy 1 Available 024945
TEXT BOOK TEXT BOOK LRC_JUIT
Electronics & Communication Engineering
TEXTBOOK SECTION 621.395 SAX (Browse shelf (Opens below)) Copy 2 Available 024946
Total holds: 0

<p>&nbsp;</p>

<p align="left">Contents

There are no comments on this title.

to post a comment.

Library Home | Contact Us | LRC Help

Copyright @ 2020 LRC
Jaypee University of Information Technology
website hit counter

Powered by Koha